Abstract -This paper presents a noise analysis model, which allows basic phase noise calculations of a ZA PLL fractlonal-N synthesizer. Calculation results on various XA orders of multiple architectures, feedback and feedfonvard, and on transient process, which provides quick visualization of the design methods used to minimize the required settlingtime, will be presented.
INTRODUCTION
In contrast to classical integer-N PLL, it is well known that a factional-N synthesis greatly increases the frequency resolution of the synthesizer without lowering the reference frequency. However, by varying the divider modulus, phase jitter is produced resulting in spurs at the synthesizer output [ I ] . The method of combining ZA modulation and a fractional-N synthesis has been introduced to conflict this problem. ZA modulation is a noise shaping technique, which modulators generate a control sequence with an average density corresponding to the desired frequency such that the inherent phase jitter is shifted away from baseband to higher frequencies.
PLLbased synthesis is widely used in cellular telephones and communications systems where good phase noise is critical [Z] . However, a ZA based synthesizer has the negative effect of introducing quantisation noise. Simulating the effects of this quantisation noise as well as the synthesizer's dynamic response to variations of the ZA input can help evaluate stability and characterize the system's performance. Besides phase noise and spurious signals performances, an important aspect of PLL design is the required settlingtime. Requirements are that the synthesizer has to switch between bands and settle to another frequency within a preset time. The settling-time is fundamentally determined by the loop bandwidth. Many loop bandwidth enhancement schemes have been reported in literature [3,4] in attempting to generate low noise and low spur signals while achieve fast settling-time. These adaptive PLLs are typically based on increasing the charge pump current andor reducing the time constants of the loop filter. 
BACKGROUND
A closed-loop ZA fractional-N synthesizer typically comprises a phase-frequency detector (PFD), a loop filter and a voltage-controlled oscillator (VCO) in the forward path, a frequency modulus divider in the feedback path and a XA modulator. A PFD is a nonlinear device whose output contains the phase difference between the ,two oscillating input signals, the reference signal and the divided signal. The output of a PFD, the phase error, is used as the control voltage for the VCO. The phase error is then low pass filtdring through a loop filter. VCO is another nonlinear device, which output frequency is further divided down to a lower frequency signal by a divider. The synthesizer ensures high frequency resolution by dithering, dithered between integer values to achieve fractional divide ratios. This dithering action is accomplished through a ZA modulator. The synthesizer ultimately achieves accurate setting of its output frequency by locking to the reference frequency.
Ill. MODELING OF ZA PLL-BASED SYNTHESIZERS

A. Fractional-NPLL
A phase detector executes the PLL locking action by comparing the phase of the divided version of the VCO output, @,Jk], and the phase of the reference source, to generate an error signal, e(t) = KP{Q,</[k] -
Qdiv[k]]. The phase detector has a gain of& (Vhd).
A typical 31d order filter as a function of zero frequency, e, and pole frequency, 9, has a transfer function of K F =
{R2CZ/ R , ( C 2 + C l ) ] . {~s + q )
/ s(s++)}. The loop filter conditions the system's response to the error signal and drives the VCO to produce an output signal equal to 2& 
A. Dynamic and Noise Analysis Model
The PLL loop operates on various noise sources, as tabulated in Table 1 
, at the output of the loop. Calculation of the output phase noise power for some noise sources however is complicated by the fact that both discrete-time and continuous-time signals are presented.
Since the noise sources appear in different circuit nodes throughout the loop, the frequency response of loop transfer function between each source and the output will be different. It can also be seen from Table I 
By superposition the results tabulated in Table I , it is possible to power sum the effects of all the individual noise sources. Fig.2 shows the parameterized model of a ZA PLL for dynamic response and noise calculations. VCO noise is high-passed filtered by the PLL dynamics, 1 -A V ) , whilst the other noises are low-passed filtered by the PLL dynamics, A m . 
A. Phase Noise
Four noise sources are used in here to demonstrate the effectiveness of the parameterized noise model shown in IOMHz crystal oscillator, a main-divider, and a VCO. It was reported that these coefficients, as tabulated in Table  11 , were experimentally determined using asymptotic lines with various slopes to approximate the noise plot from a given manufacturer's data sheet. For the quantisation phase noise, a 2" order ZA modulator of multiple feedback stmcture rejects the noise by 40dB/decade.
The total phase noise along with the four contributors that make up the overall noise is shown in Fig.3 . The overall noise power in the PLL output is a function of its bandwidth. The influence of oscillator noise and maindivider noise dominate at low frequencies, whilst VCO and ZA quantisation noise dominate at high frequencies.
Figd demonstrates the impact of ZA quantisation noise on a conventional PLL's noise performance. It is clearly seen that a ZA PLL-based synthesizer has a dramatic effect on the overall phase noise at high frequencies. High-pass filtering of this quantisation noise can be achieved through higher order ZA modulators, which consequently improve the signal to quantisation noise in the baseband. In comparison between a single-stage ZA modulator of multiple feedforward and of multiple feedforward, the former structure attempts to further improve the process of noise shaping than the latter. 
VI. CONCLUSION
In this paper, a general model for XA PLLbased synthesizers has been developed. The model was obtained by simply incorporating a EA modulator model into a PLL. The PLL model was shown best to describe by a base transfer function Ay), and was then parameterized by Ay), which further simplifies phase noise calculations.
This was used to illustrate the effect of ZA quantisation noise. The multiple feedforward structure was shown to provide better noise shaping at high frequencies than the multiple feedback structure of the same XA modulator's order. A quantitative feels for a near minimal settling-time of PLL design also has been presented, which further comforts the problem of loop bandwidth enhancement.
